

Preliminary Specifications Subject to Change without Notice

DESCRIPTION

The JW[®]H5086 is a monolithic buck switching regulator based on I² architecture for fast transient response. Operating with an input range of 8.8V~16V, JWH5086 delivers 16A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. The operation frequency is set easily to 700 kHz, 800 kHz, or 1000 kHz with the MODE configuration, allowing the JWH5086 frequency to remain constant regardless of the input and output voltages.

JWH5086 guarantees robustness with output short protection, over-voltage protection, thermal protection and under voltage protection.

JWH5086 is available in QFN3×4-21 package, which provide a compact solution with minimal external components.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.


FEATURES

- Optimized for 12V bus application
- 16A output current
- Differential output voltage remote sense
- Programmable accurate current limit level
- $\pm 0.5\%$ reference voltage over 0°C to +70°C junction temperature range
- FCCM operation mode
- Power good indicator
- Programmable soft-start time
- Selectable switching frequency from 700kHz, 800kHz, and 1000kHz
- Output discharge function
- Non-latch OCP, UVP, OVP, UVLO
- Thermal protection
- Available in QFN3X4-21 package

APPLICATIONS

- Telecom and Networking Systems
- Server, Cloud-Computing, Storage
- Base Stations
- General Purpose Point-of-Load

TYPICAL APPLICATION



ORDER INFORMATION


DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JWH5086QFNAG#TRPBF	QFN3X4-21	JWH5086 YW□□□□□

Notes:

- 1) JW□□□□#TRPBF
 PB Free
 Tape and Reel (If "TR" is not shown, it means tube)
 Package Code
 Part No.
- 2) Line1: JW□□□□□
 Product code
 Joulwatt LOGO
- Line2: YW□□□□□
 Lot number
 Week code
 Year code

PIN CONFIGURATION

TOP VIEW

ABSOLUTE MAXIMUM RATING¹⁾

VIN Pin.....	-0.3V to 18V
SW Pin.....	-0.3V (-5V for 25ns) to 18V (25V for 25ns)
BST Pin	SW-0.3V to SW+4V
VCC Pin	-0.3V to 4V
All other Pins	-0.3V to 4V
Junction Temperature ²⁾	150°C
Lead Temperature	260°C
ESD Susceptibility (Human Body Model)	±2kV
Charged device model (CDM), per JEDEC specification JESD22- V C101.....	±500V

RECOMMENDED OPERATING CONDITIONS³⁾

Input Voltage V_{IN}	8.8V to 16V
Transient Input Voltage V_{IN}	2.7V to 17V
Output Voltage V_{OUT}	0.6V to 5.5V
External VCC Bias V_{CC_EXT}	Up to 3.6V
Maximum Internal VCC Output Current I_{VCC_MAX}	150mA
Maximum Output Current I_{OUT_MAX}	16A
Maximum Output Current Limit I_{OC_MAX}	20A
Maximum Peak Inductor Current Limit I_{L_Peak}	30A
Operation Junction Temperature $T_{j..}$	-40°C to 125°C

THERMAL PERFORMANCE⁴⁾

	$\theta_{JB}^{5)}$	$\theta_{JC_TOP}^{5)}$
QFN3X4-21.....	8....	18°C/W

Note:

- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
- 2) The JWH5086 includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) θ_{JB} Thermal resistance from junction to board around PGND pin soldering point.
 θ_{JC_TOP} Thermal resistance from junction to top of package.

ELECTRICAL CHARACTERISTICS

VIN=12V, TJ=-40°C~125°C, Unless otherwise stated.						
Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
VIN Under Voltage Lock-out Threshold	VIN_HTH	VIN rising, VCC=3.3V	2.1	2.4	2.7	V
	VIN_LTH	VIN falling, VCC=3.3V	1.55	1.85	2.15	V
Shutdown Current	ISD	VEN=0		0.5	5	μA
Supply Current	IQ	VEN=2V, VFB=0.7V		550	800	μA
Enable Input Rising Threshold	VEN_HTH		1.17	1.22	1.27	V
Enable Hysteresis	VEN_TH_HYS			200		mV
Enable Input Current	IEN	VEN=2V		0		μA
Feedback Voltage	VREF	TJ=-40°C to 125°C	594	600	606	mV
		TJ= 0°C to 70°C	597	600	603	mV
Feedback Current	IFB	VFB=0.6V		10	100	nA
Top Switch Resistance	RDS(ON)T			8.9	13.8	mΩ
Bottom Switch Resistance	RDS(ON)B			2.6	4.8	mΩ
Top Switch Leakage Current	I _{LEAK_TOP}	VIN=16V, VSW=0V			10	μA
Bottom Switch Leakage Current	I _{LEAK_BOT}	VIN=16V, VSW=16V			10	μA
Current Limit Threshold	V _{LIM}		1.15	1.2	1.25	V
ICS to IOUT Ratio	ICS/IOUT	RCS=6K	8	9	11	μA/A
Bottom Switch Negative Current Limit	ILIM_NEG		-20	-14	-11	A
Minimum On Time ⁶⁾	TON_MIN				50	ns
Minimum Off Time ⁶⁾	TOFF_MIN			100	180	ns
Switching Frequency	FSW	MODE=GND	560	660	760	kHz
		MODE=30.1K	640	750	860	kHz
		MODE=60.4K	860	970	1080	kHz
Discharge FET Ron	RDIS			110	200	Ω
Soft-Start Charge Current	ISS_CHAR	VSS=0V		42		μA
Soft-Start Pull Down Current	ISS_DISCHAR	VSS=1V	0.4	0.55	0.7	mA
Soft-Start Time ⁶⁾	TSS	CSS=1nF	0.5	1	1.5	ms
VCC Under-voltage Lockout Threshold	VCC_HTH	VCC rising	2.65	2.8	2.95	V
	VCC_LTH	VCC falling	2.35	2.5	2.65	V
VCC Regulator	VCC		3.1	3.2	3.35	V
VCC Load Regulation		ICC=100mA		0.5		%
Power Good High Threshold	PG_HTH	VFB from low to high	89.5%	92.5%	95.5%	VREF
		VFB from high to low	102%	105%	108%	VREF
Power Good Low Threshold	PG_LTH	VFB from low to high	113%	117%	121%	VREF
		VFB from high to low	77%	80%	83%	VREF

<i>V_{IN}=12V, T_J=-40°C~125°C, Unless otherwise stated.</i>						
Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power Good Delay Time	PG_DLY	V _{PG} from low to high	0.7	1.1	1.5	ms
Power Good Sink Current	I _{PG}	V _{PG} =0.5V	10			mA
Power Good Leakage Current	I _{LEAK_PG}	V _{PG} =3.3V		3.5	5	μA
Power Good Low-level Output Voltage	V _{OL_100}	V _{IN} =0V, Pull PG up to 3.3V through a 100kΩ resistor		520	800	mV
	V _{OL_10}	V _{IN} =0V, Pull PG up to 3.3V through a 10kΩ resistor		620	900	mV
Output Over-voltage Threshold		V _{FB} Rising	113%	117%	121%	V _{REF}
Output Under-voltage Threshold		V _{FB} Falling	77%	80%	83%	V _{REF}
Output UVP Delay	T _{DLY_UVP}			1.7		μs
UVP/OCP Hiccup OFF Time	T _{HICCUP_OFF}			12		ms
Thermal Shutdown ⁶⁾	T _{TSD}			160		°C
Thermal Shutdown Hysteresis ⁶⁾	T _{TSD_HYST}			30		°C
Power On Delay Time	T _{DLY_POWERON}			95		μs


Note:

6) Guaranteed by design.

PIN DESCRIPTION

Pin	Name	Description
1	BST	Connect a 0.1uF capacitor between BST and SW pin to supply current for the top switch driver.
2	AGND	Analog ground pin. Select AGND as the control circuit reference point.
3	CS	Current limit. Connect a resistor to AGND to set the current limit trip point.
4	MODE	Frequency selection. Program MODE to select the operating switching frequency.
5	SS	Soft-start time setting pin. The soft-start time is determined by the capacitance between SS pin and AGND.
6	RGND	Differential remote sense negative input. Connect this pin directly to the negative side of the voltage sense point. Short to GND if remote sense is not used.
7	FB	Feedback (Differential remote sense positive input). An external resistor divider from the output to RGND (tapped to FB) sets the output voltage. It is recommended to place the resistor divider as close to FB as possible. Vias should be avoided on the FB traces.
8	EN	Enable control pin. Pull this pin high to turn on the regulator. Do not leave this pin floating.
9	PG	Power good monitor output. Open drain output when the output voltage is within 92.5% to 117% of internal reference voltage.
10, 21	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 8.8V to 16V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
11-18	GND	Power ground pin
19	VCC	Internal 3.2V LDO Output. Power supply for internal analog circuits and driving circuit. Decouple this pin to ground with a minimum 1uF ceramic capacitor.
20	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.

BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS


$V_{IN} = 12V$, $V_{OUT} = 1.2V$, $L = 0.22\mu H$, $C_{OUT} = 47\mu F \times 5$, $F_{SW} = 700kHz$, $T_A = +25^\circ C$, unless otherwise noted.

Steady State Test


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=16A$

**Startup through Enable**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=16A$

**Shutdown through Enable**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=16A$

**Steady State Test**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=0A$

**Short Circuit Protection**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=0A \rightarrow \text{Short}$

**Short Circuit Recovery**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=\text{Short} \rightarrow 0A$

**Short Circuit Protection**


$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=16A \rightarrow \text{Short}$

**Short Circuit Recovery**

$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=\text{Short} \rightarrow 16A$

**Load Transient**

$V_{IN}=12V$, $V_{OUT}=1.2V$
 $I_{OUT}=1.6A \sim 16A$



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. Efficiency vs. Load Current


(V_{OUT}=1.2V, L=0.22uH, F_{SW}=700kHz)

Figure 2. Efficiency vs. Load Current


(V_{OUT}=1.8V, L=0.22uH, F_{SW}=1MHz)

Figure 3. Efficiency vs. Load Current


(V_{OUT}=3.3V, L=0.22uH, F_{SW}=1MHz)

Figure 4. Frequency vs. Load Current


(V_{IN}=12V, V_{OUT}=1.8V, L=0.22uH)

Figure 5. Load Regulation


(V_{OUT}=1.2V, L=0.22uH, F_{SW}=700kHz)

Figure 6. FB Voltage Regulation vs. Junction Temperature

FUNCTIONAL DESCRIPTION

JWH5086 is a synchronous step-down regulator based on I2 control architecture. It regulates input voltages from 8.8V to 16V down to as low as 0.6V output voltage, and is capable of supplying up to 16A of load current.

Power Switch

N-Channel MOSFET switches are integrated on the JWH5086 to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage greater than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal/external rail when SW is low.

Frequency Selection

JWH5086 operates in forced continuous conduction mode (FCCM), and the switching frequency is fairly constant; hence the output ripple keeps almost the same throughout the whole load range.

JWH5086 has three options for switching frequency selection. Selecting the switching frequency is done by choosing the resistance value of the resistor connected between MODE and AGND (See Table 1).

Table 1 --- Frequency selection

MODE	Switching Frequency
GND	700kHz
30.1kΩ(±20%) to GND	800kHz
60.4kΩ(±20%) to GND	1000kHz

Shut-Down Mode

The JWH5086 shuts down when voltage at EN pin is below 0.3V. The entire regulator is off and the supply current consumed by the JWH5086

drops below 5uA.

V_{IN} Under-Voltage Protection

In addition to the enable function, the JWH5086 provides an Under Voltage Lock-out (UVLO) function that monitors the input voltage. To prevent operation without fully-enhanced internal MOSFET switches, this function inhibits switching when input voltage drops below the UVLO-falling threshold. The IC resumes switching when input voltage exceeds the UVLO-rising threshold.

Enable and Adjustable UVLO Protection

The JWH5086 is enabled when the V_{IN} pin voltage rises above 2.4V and the EN pin voltage exceeds the enable threshold of 1.22V. The JWH5086 is disabled when the V_{IN} pin voltage falls below 1.85V or when the EN pin voltage is below 1.02V. Do not leave this pin floating.

If an application requires a higher V_{IN} under-voltage lockout (UVLO) threshold, use a resistive divider connected between V_{IN} and ground with the central tap connected to EN to adjust the input voltage UVLO. (Shown in Figure 1). So that when V_{IN} rises to the pre-set value, V_{EN} rises above 1.22V to enable the device and when V_{IN} drops below the pre-set value, V_{EN} drops below 1.02V to trigger input under voltage lockout protection.




Figure. 7 Adjustable UVLO

The input voltage UVLO threshold (V_{UVLO}) and hysteresis (V_{UVLO_HYS}) can be calculated by the following equation.

$$V_{UVLO} := \frac{R_{UVLO_upper} + R_{UVLO_lower}}{R_{UVLO_lower}} \cdot V_{EN_TH}$$

$$V_{UVLO_HYS} := \frac{R_{UVLO_upper} + R_{UVLO_lower}}{R_{UVLO_lower}} \cdot V_{EN_HYS}$$

where

V_{EN_TH} is enable shutdown threshold (1.22V typ.);

V_{EN_HYS} is enable shutdown hysteresis (200mV typ.).

Soft Start

Soft-start is designed in JWH5086 to prevent the converter output voltage from overshooting during startup and short-circuit recovery. An internal current source (I_{SS}) of 42uA is designed to charge the external soft-start capacitor (C_{SS}) and generates a soft-start (SS) voltage ramping up from 0V to 1.5V. When it is less than internal reference voltage (V_{REF} , typ. 0.6V), SS voltage overrides V_{REF} and the error amplifier uses SS voltage as the reference. When SS exceeds V_{REF} , V_{REF} regains control.

The soft start time (10% to 90%) T_{SS} can be calculated by the following equation. The minimum soft start time is about 1ms even smaller capacitor is used.

$$T_{SS} (ms) := \frac{C_{SS} (nF) \cdot V_{REF} (V) \cdot 0.8}{I_{SS} (\mu A)}$$

where C_{SS} is the soft-start capacitance connected between SS pin and AGND pin.

At power up, the soft start pin is discharged before MOSFETs switching to ensure a proper power up. Also, during normal operation, the JWH5086 will stop switching and the soft-start pin will be discharged, when the V_{IN} UVLO is exceeded, EN pin pulled below 1.02V, or a thermal shutdown event occurs.

Current Sense and Over-Current Protection (OCP)

The JWH5086 features an on-die current sense and a programmable positive current limit threshold.

The cycle-by-cycle current limit is activated when the JWH5086 is enabled. The SW valley current limit is proportional to I_{CS} current, which is set by a resistor (R_{CS}) from CS to AGND.

The following equation calculates the current limit threshold setting from R_{CS} :

$$R_{CS} (\Omega) := \frac{V_{OCP}}{G_{CS} \cdot \left[I_{LIM} - \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN}} \cdot \frac{1}{2 \cdot L \cdot f_{SW}} \right]}$$

where

$V_{OCP}=1.2V$,

$G_{CS} = 9 \mu A/A$, and

I_{LIM} = the desired output current limit.

The OCP HICCUP is active 3ms after the JWH5086 is enabled, Once OCP HICCUP is active, if the JWH5086 detects over-current condition for consecutive 31 cycles, or if the FB drops below under-voltage protection (UVP) threshold, it enters HICCUP mode. In HICCUP mode, the JWH5086 latches off the high side MOSFET immediately, and latches off low side MOSFET after ZCD is detected. Meanwhile, the SS capacitor is also discharged. After about 12ms, the JWH5086 will try to soft start automatically. If the over-current condition still holds after 3ms of running, the JWH5086 repeats this operation cycle until the over-current condition disappears, and the output voltage rises smoothly back to the regulation level.

Negative Inductor Current limit

When the low side MOSFET detects a -14A current, the part turns off the low side MOSFET to limit the negative current.

Pre-Bias Start-Up

The JWH5086 has been designed for a monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the IC disables switching for both the high-side and low-side MOSFETs until the voltage on the SS capacitor exceeds the sensed output voltage at FB. Before SS voltage reaches pre-biased FB level, if the BST voltage (from BST to SW) is lower than 1.8V, the low-side MOSFET is turned on to allow the BST voltage to be charged through VCC. The low-side MOSFET is turned on for very narrow pulses, so the drop in pre-biased level is negligible.

Output Voltage Discharge

When the JWH5086 is disabled through EN, it enables the output voltage discharge mode. This causes both the high side MOSFET and the low side MOSFET to latch off. A discharge FET connected between SW and PGND is turned on to discharge the output voltage. The typical switch on resistance of this FET is about 110Ω. Once the FB voltage drops below 10%* V_{REF} , the discharge FET is turned off.

Output Over-voltage Protection

The JWH5086 monitors the output voltage by connecting FB to the tap of the output voltage feedback resistor divider to detect an overvoltage condition. This provides auto-recovery OVP mode.

If the FB voltage exceeds 117% of the REF voltage, it enters OVP mode. The high side MOSFET is turned off and PGOOD goes low until the FB voltage drops below 105% of REF voltage. Meanwhile, the low side MOSFET remains on until it hits the low-side negative current limit (NOCP). Once it hits NOCP, the low side MOSFET is turned off and the high side MOSFET is turned on until the negative current reaches to zero. The JWH5086 keeps this

operation to try to bring down the output voltage.

Power Good

The JWH5086 has power-good (PG) output. The PG pin is the open drain of a MOSFET. Connect to VCC or another voltage source through a resistor. After applying the input voltage, the MOSFET turns on, so PG is pulled to GND before SS is ready. After the FB voltage reaches 92.5% of the REF voltage, PG is pulled high after a 1.1ms delay.

When the FB voltage drops to 80% of the REF voltage, PG is pulled low within 1.7us deglitch time. When the FB voltage rises above 92.5% of the REF voltage, PG is pulled high again after a 0.9ms delay time.

When the FB voltage exceeds 117% of the REF voltage, PG is pulled low within 1.7us deglitch time. When the FB voltage drops to 105% of the REF voltage, PG is pulled high again with 0.9ms deglitch time.

Once EN UVLO or OTP is triggered, PG is pulled low within 1.7us deglitch time even FB voltage is still in threshold range.

If the input supply fails to power the JWH5086, PG is clamped low even though PG is tied to an external DC source through a pull-up resistor.

Thermal Protection

When the temperature of the JWH5086 rises above 160°C, it is forced into thermal shut-down and SS capacitor is discharged.

Only when core temperature drops below 130°C can the regulator become active again.

PACKAGE OUTLINE

QFN3X4-21

UNIT: mm

TOP VIEW

SIDE VIEW

BOTTOM VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A2	—	0.65	—
A3	0.203 REF		
b	0.15	0.20	0.25
b1	0.25	0.30	0.35
D	2.90	3.00	3.10
E	3.90	4.00	4.10
e	0.40 BSC		
e1	0.50 BSC		
e2	0.60 BSC		
L	0.40	0.50	0.60
L1	0.50	0.60	0.70
L2	1.60	1.70	1.80
L3	0.15 REF		

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPAE

Package Type	Pin1 Quadrant
QFN3X4-21	1

IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

For 飞腾 Use Only
JoulWatt Confidential

Copyright © 2021 JWH5086 Incorporated.

All rights are reserved by Joulwatt Technology Inc.