


CEK8903_PIQ_DDR4_ONBOARD


PHYTIUM
CONFIDENTIAL


CONTENTS

Page	Index	Page	Index	Page	Index
1	COVER_PAGE				
2	Blank				
3	System_Block				
4	Power_Block				
5	CPU_MCU				
6	CPU_SERDES				
7	CPU_GPIO_1				
8	CPU_GPIO_2				
9	CPU_POWER				
10	CPU_VSS				
11	DDR4_Onboard				
12	PCIE_CLKGEN				
13	MiniPCIE				
14	CONN_USB_A				
15	DP2HDMI				
16	SGMII_ETHERNET				
17	SGMII1_ETHERNET				
18	WiFi&BT				
19	eMMC&SD				
20	AUDIO_CODEC				
21	CONN_MISC				
22	PWR_VCORE				
23	PWR_VDDQ&VPP&VTT				
24	PWR_P0V8&P1V8&P3V3				
25	PWR_P5V&P12V				

CECport Firefly Workshop		
CEK8903-PIQ		
Title COVER_PAGE		
Size	Document Number	Rev
Custom	SCH20221128	V1
Date: Wednesday, November 29, 2023 Sheet 1 of 25		







支持器件: DDR4: x4、x8、x16; LPDDR4: x16、x32,
 最高支持72个数据位。
 支持全位宽模式和半位宽模式 (仅支持低32位数据和低4位ECC)
 本设计采用DDR4 X16颗粒


CECport Firefly Workshop

CEK8903-PIQ

Title: CPU_MCU

Size: Custom Document Number: SCH20221128 Rev: V1

Date: Wednesday, November 29, 2023 Sheet: 5 of 25



SE_CFG识别到启动设置状态后管脚释放，
可以作为通用GPIO与SE_GPIO使用，但需
注意这些管脚作为普通IO使用时，外部
电气环境不能干扰启动配置。


UBOOT下GPIO用作外设复位

具体应用场景下，建议使用4.7k电阻
上下拉确定启动配置信号





启动配置

SE_CFG[2:0]启动介质:
000:RESERVED
001:QSPI Default
010:LBC
011:NandFlash
100:SD0---SD CARD
101:SD1---SD CARD
110:SD0---eMMC
111:RESERVED
SE_CFG[4:3]启动段位:
00:Default (RECOVER0)
01:RECOVER1
10:RECOVER2
11:RECOVER3



本设计的BANK 电压如下:
bank (0、1、2) ----> 3.3V
bank (3、4、5) ----> 1.8V




CECport Firefly Workshop



CEK8903-PIQ

Title: CPU_GPIO_1

Size: Custom Document Number: SCH20221128

Date: Wednesday, November 29, 2023 Sheet 7 of 25





BANK0~BANK4 供电电源为VDDIO_x(0-4),均支持1.8V或3.3V电平;
SMCORE_x(0-4)为各bank电平控制信号,其与VDDIO_x(0-4)对应关系如下表:

SMCORE_x	VDDIO_x
0	3.3V
1	1.8V

1表示SMCORE_x(0-4)接CEK8903-PIQ核心电压VDD
0表示SMCORE_x(0-4)接地

VDDIO18电源为各BANK IO保持电源及BANK5 IO
供电电源,需要保持常供电状态,且固定1.8V。

VDDIO_x接3.3V电源前,SMCORE_x必须接地,上下电过程中须保证
VDDIO_x(3.3V)和VDDIO18的电压压差在1.98V以内,否则有可靠性问题。




CECport Firefly Workshop

CEK8903-PIQ

Title: CPU_POWER

Size: Custom Document Number: SCH20221128 Rev: V1

Date: Wednesday, November 29, 2023 Sheet: 9 of 25





CECport Firefly Workshop

CEK8903-PIQ



Title: CPU_VSS

Size: Custom Document Number: SCH20221128 Rev: V1

Date: Wednesday, November 29, 2023 Sheet: 10 of 25




除ECC外，每个slice之间可以交换



对应手册，C203电容由22nF修改为10nF

放至最后一个颗粒末端



MAC用作SGMII时，PHY时钟需与SERDES参考时钟同源

CECport Firefly Workshop


CEK8903-PIQ

Title: **PCIE_CLKGEN**



Size A3 Document Number SCH20221128 Rev V1

Date: Wednesday, November 29, 2023 Sheet 12 of 25


MiniPCle(4G/5G/AI/LORA)




CECport Firefly Workshop	
CEK8903-PIQ	
Title MiniPCle	
Size Custom	Document Number SCH20221128
Date: Friday, December 01, 2023	Rev V1
Sheet 13 of 25	




USB3.0和USB2.0做HOST时，VBUS_EN和OC_N可用GPIO代替
 用户如需上电直接使能USB，则上拉使能即可（本设计预留）




用户如需上电直接使能USB，则上拉使能即可（本设计预留）






用户如需上电直接使能USB，则上拉使能即可（本设计预留）







用户可根据实际需求选择RGMII或者SGMII
本设计使用SGMII




RGMII与MDIO/MDC电压域本设计为3.3V



ESD靠近RJ45放置



ESD靠近RJ45放置




M[2:0]:
000:UTP <-> RGMII
011:UTP <-> SGMII

ADD[2:0]:
ADDR <-> 011


电压域为PHY_DVDD33

enable RX Delay 2nS




LDO[1:0]:
10:RGMII IO <-> 1.8V
00:RGMII IO <-> 3.3V






LED2 <-> 1000Mbps
LED1 <-> 100Mbps




CECport Firefly Workshop
CEK8903-PIQ
Title: SGMII1_ETHERNET
Size: Custom Document Number: SCH20221128
Date: Wednesday, November 29, 2023 Sheet 17 of 25




CECport Firefly Workshop	
CEK8903-PIQ	
Title WIFI&BT	
Size A3	Document Number SCH20221128
Date: Wednesday, November 29, 2023	Rev V1
Sheet 1	of 25








兼容非标准的MIC设计



1.8V IO:I2S_MCLK,GPIO_5 ,GPIO_9 10




DEBUG UART




24,25 P5V_PG TP
24 VCORE_PG TP

Keep VFB = 0.6V
 $V_{out} = 0.6 * (R1 + R2) / R2$
 $= 0.6 * (10 + 5.6 + 47) / 47 \text{ --- } 0.799V$



24 P3V3_PG >>>

TP21 TP



$$V_{out} = 0.6 * (R1 + R2) / R2$$

$$= 0.6 * (15 + 15) / 15 = 1.2V$$




Switching Frequency --->100KHz
 Tss ---> lms



P3V3 R397 10K VDDQ_PG

$$V_{out} = 0.8 * (R1 + R2) / R2$$

$$= 0.8 * (10 + 4.7) / 4.7 = 2.502V$$



$$V_{OUT} = 0.8V * (1 + R1/R2)$$



CECport Firefly Workshop

CEK8903-PIQ

Title: PWR_VDD&VPP&VTT

Size A3 Document Number SCH20221128 Rev V1





Date: Wednesday, November 29, 2023 Sheet 23 of 25

P0V8_PG TP31 TP
 P1V8_PG TP32 TP
 22 VCore_PG TP33 TP
 22.25 P5V_PG

23 P3V3_PG
 22 VCC_3V3


VCC_3V3 R420 10K P0V8_PG
 注意：
 此处PG上拉到了VCore的内部3.3V VCC

负载功耗大，补充磁珠带来的压降.输出电压抬高10mv
 $V_{out} = 0.6 * (R1 + R2) / R2$
 $= 0.6 * (10 + 30) / 30 = 0.809V$




$V_{out} = 0.6 * (R1 + R2) / R2$
 $= 0.6 * (10 + 20) / 10 = 1.8V$

1uF电容靠近
 VCC (PIN19) 放置






串阻方便功耗测试与提供负载断点
 输出端1k欧姆电阻 仅为
 方便检测输出端阻抗
 根据自身设计需求，可选择可不添加



Mode ----> PFM 1000KHz
 Ilim ----> 9.5A
 Tss ----> 1.14ms

CECport Firefly Workshop
 CEK8903-PIQ
 Title: PWR_P0V8&P1V8&P3V3
 Size A3 Document Number SCH20221128 Rev V1
 Date: Wednesday, November 29, 2023 Sheet 24 of 25



本参考设计有复位按钮、上电复位、FPGA复位三种方式接入了CPU的POR_RST:

1. 客户如需使用FPGA做LBC锁存或其它用途, 建议使用FPGA控制上电复位, 本设计有预留;
2. 无FPGA场景, 用户可以选择电源PG信号控制上电时序, 使用复位芯片上电复位;
3. 本设计与参考板对应, 为满足电源PG信号控制上电时序示例的同时, 验证LBC启动功能, 使用FPGA复位CPU (FPGA锁存需要优先CPU复位)。

